On the computation of LFSR characteristic polynomials for built-in deterministic test pattern generation
datacite.rights | http://purl.org/coar/access_right/c_16ec | |
dc.creator | Acevedo Patiño, Óscar | |
dc.creator | Kagaris D. | |
dc.date.accessioned | 2020-03-26T16:32:44Z | |
dc.date.available | 2020-03-26T16:32:44Z | |
dc.date.issued | 2016 | |
dc.description.abstract | In built-in test pattern generation and test set compression, an LFSR is usually employed as the on-chip generator with an arbitrarily selected characteristic polynomial of degree equal, according to a popular rule, to Smax+20, where Smax is the maximum number of specified bits in any test cube of the test set. By fixing the polynomial a priori a linear system only needs to be solved to compute the required LFSR initial states (seeds) to generate the target test cubes, but the disadvantage is that the polynomial degree (length of the LFSR and seed bit size) may be too large and the fault coverage cannot be guaranteed. In this paper we address the problem of computing a polynomial of small degree directly from the given test set without having to solve multiple non-linear systems and fixing a priori the polynomial degree. The proposed method uses an adaptation of the Berlekamp-Massey algorithm and the Sidorenko-Bossert theorem to perform the computation. In addition, the method guarantees (by design) that all the test cubes in the given test set are generated, thereby achieving 100% coverage, which cannot be guaranteed under the 'trial-and-error' Smax+20 rule. Experimental results verify the advantages that the proposed methodology offers in terms of reduced polynomial degree and 100% coverage. © 1968-2012 IEEE. | eng |
dc.format.medium | Recurso electrónico | |
dc.format.mimetype | application/pdf | |
dc.identifier.citation | IEEE Transactions on Computers; Vol. 65, Núm. 2; pp. 664-669 | |
dc.identifier.doi | 10.1109/TC.2015.2428697 | |
dc.identifier.instname | Universidad Tecnológica de Bolívar | |
dc.identifier.issn | 00189340 | |
dc.identifier.orcid | 57197327858 | |
dc.identifier.orcid | 7004389110 | |
dc.identifier.reponame | Repositorio UTB | |
dc.identifier.uri | https://hdl.handle.net/20.500.12585/8992 | |
dc.language.iso | eng | |
dc.publisher | IEEE Computer Society | |
dc.rights.accessrights | info:eu-repo/semantics/restrictedAccess | |
dc.rights.cc | Atribución-NoComercial 4.0 Internacional | |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/4.0/ | |
dc.source | https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962090065&doi=10.1109%2fTC.2015.2428697&partnerID=40&md5=d8909b99a8d0de0e0b965b6fd72ea7f0 | |
dc.subject.keywords | Algorithm design and analysis | |
dc.subject.keywords | Linear systems | |
dc.subject.keywords | Mathematical model | |
dc.subject.keywords | Polynomials | |
dc.subject.keywords | Test pattern generators | |
dc.subject.keywords | Upper bound | |
dc.subject.keywords | Computation theory | |
dc.subject.keywords | Data compression | |
dc.subject.keywords | Geometry | |
dc.subject.keywords | Linear systems | |
dc.subject.keywords | Mathematical models | |
dc.subject.keywords | Algorithm design and analysis | |
dc.subject.keywords | Berlekamp-Massey algorithm | |
dc.subject.keywords | Characteristic polynomials | |
dc.subject.keywords | Deterministic test pattern | |
dc.subject.keywords | Polynomial degree | |
dc.subject.keywords | Test pattern generator | |
dc.subject.keywords | Test-set compression | |
dc.subject.keywords | Upper bound | |
dc.subject.keywords | Polynomials | |
dc.title | On the computation of LFSR characteristic polynomials for built-in deterministic test pattern generation | |
dc.type.driver | info:eu-repo/semantics/article | |
dc.type.hasversion | info:eu-repo/semantics/publishedVersion | |
dc.type.spa | Artículo | |
dcterms.bibliographicCitation | Acevedo, O., Kagaris, D., Using the Berlekamp-Massey algorithm to obtain LFSR characteristic polynomials for TPG (2012) Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI Nanotechnol. Syst, pp. 233-238 | |
dcterms.bibliographicCitation | Bakshi, D., Hsiao, M.S., LFSR seed computation, and reduction using SMT-based fault-chaining (2013) Proc. Des., Autom. Test Eur. Conf. Exhib, pp. 1071-1076 | |
dcterms.bibliographicCitation | Bardell, P.H., McAnney, W.H., Savir, J., (1987) Built-In Test for VLSI: Pseudorandom Techniques, , New York NY USA Wiley | |
dcterms.bibliographicCitation | Farebrother, R.W., (1988) Linear Least Squares Computations, , New York NY USA Marcel Dekker | |
dcterms.bibliographicCitation | Gustavson, F.G., Analysis of the Berlekamp-Massey linear feedback shiftregister synthesis algorithm (1976) IBM J. Res. Develop, 20 (3), pp. 204-212. , May | |
dcterms.bibliographicCitation | Hellebrand, S., Tarnick, S., Rajski, J., Courtois, B., Generation of vector patterns through reseeding of multiple-polynomial linear feedback shift register (1992) Proc. Int. Test Conf, pp. 120-129 | |
dcterms.bibliographicCitation | Huang, L.-R., Jou, J.-Y., Kuo, S.-Y., Gauss-elimination-based generation of multiple seed-polynomial pairs for LFSR (1997) IEEE Trans. Comput.-Aided Des. Integrated Circuits Syst, 16 (9), pp. 1015-1024. , Sep | |
dcterms.bibliographicCitation | Kalligeros, E., Kavousianos, X., Nikolos, D., Multiphase BIST A new reseeding technique for high test-data compression (2004) IEEE Trans. Comput.-Aided Des. Integrated Circuits Syst, 23 (10), pp. 1429-1446. , Oct | |
dcterms.bibliographicCitation | Kavousianos, X., Tenentes, V., Chakrabarty, K., Kalligeros, E., Defectoriented LFSR reseeding to target unmodeled defects using stuck-at test sets (2011) IEEE Trans. Very Large Scale Integration Syst, 19 (12), pp. 2330-2335. , Dec | |
dcterms.bibliographicCitation | Kim, H.-S., Kang, S., Increasing encoding efficiency of LFSR reseedingbased test compression (2006) IEEE Trans. Comput.-Aided Des. Integrated Circuits Syst, 25 (5), pp. 913-917. , May | |
dcterms.bibliographicCitation | Koenemann, B., LFSR-coded test patterns for scan designs (1991) Proc. Eur. Test Conf, pp. 237-242 | |
dcterms.bibliographicCitation | Kongtim, P., Reungpeerakul, T., Parallel LFSR reseeding with selection register for mixed-mode BIST (2010) Proc. IEEE Asian Test Symp, pp. 153-158 | |
dcterms.bibliographicCitation | Koutsoupia, M., Kalligeros, E., Kavousianos, X., Nikolos, D., LFSRbased test-data compression with self-stoppable seeds (2009) Proc. Des., Autom. Test Eur. Conf. Exhib, pp. 1482-1487 | |
dcterms.bibliographicCitation | Krishna, C.V., Jas, A., Touba, N.A., Test vector encoding using partial LFSR reseeding (2001) Proc. Int. Test Conf, pp. 885-893 | |
dcterms.bibliographicCitation | Krishna, C.V., Touba, N.A., Reducing test data volume using LFSR reseeding with seed compression (2002) Proc. Int. Test Conf, pp. 321-330 | |
dcterms.bibliographicCitation | Lee, J., Touba, N.A., LFSR-reseeding scheme achieving low-power dissipation during test (2007) IEEE Trans. Comput.-Aided Des. Integrated Circuits Syst, 26 (2), pp. 396-401. , Feb | |
dcterms.bibliographicCitation | Lee, L.-J., Tseng, W.-D., Yang, W.-T., Dual-LFSR reseeding for low power testing (2012) Proc. Int. Workshop Microprocessor Test Verification, pp. 30-34 | |
dcterms.bibliographicCitation | Lien, W.-C., Lee, K.-J., Hsieh, T.-Y., Chakrabarty, K., A new LFSR reseeding scheme via internal response feedback (2013) Proc. IEEE Asian Test Symp, pp. 97-102 | |
dcterms.bibliographicCitation | Lien, W.-C., Lee, K.-J., Hsieh, T.-Y., A test-per-clock LFSR reseeding algorithm for concurrent reduction on test sequence length, and test data volume (2012) Proc. IEEE Asian Test Symp, pp. 278-283 | |
dcterms.bibliographicCitation | Massey, J., Shift-register synthesis, and BCH decoding (1969) IEEE Trans. Inf. Theory, 15 (1), pp. 122-127 | |
dcterms.bibliographicCitation | Rajski, J., Tyszer, J., Primitive polynomials over GF(2) of degree up to 660 with uniformly distributed coefficients (2003) J. Electron. Testing, 19 (6), pp. 645-657 | |
dcterms.bibliographicCitation | Sidorenko, V.R., Bossert, M., Synthesizing all linearized shift-registers of the minimal or required length (2010) Proc. Int. ITG Conf. Source, and Channel Coding, pp. 1-6 | |
dcterms.bibliographicCitation | Souza, C.P., Assis, F.M., Freire, R.C.S., Mixed test pattern generation using a single parallel LFSR (2006) Proc. IEEE Instrumentation Measurement Technol. Conf, pp. 1114-1118 | |
dcterms.bibliographicCitation | Yilmaz, M., Chakrabarty, K., Seed selection in LFSR-reseeding-based test compression for the detection of small-delay defects (2009) Proc. Des., Autom. Test Eur. Conf. Exhib, pp. 1488-1493 | |
dcterms.bibliographicCitation | Wang, L.-T., Chang, Y.-W., Cheng, K.-T., (2009) Electronic Design Automation Syn Thesis, Verification, and Test, , Burlington, MA, USA: Morgan-Kaufmann | |
dcterms.bibliographicCitation | Wang, Z., Fang, H., Chakrabarty, K., Bienek, M., Deviation-based LFSR reseeding for test-data compression (2009) IEEE Trans. Comput.-Aided Des. Integrated Circuits Syst, 28 (2), pp. 259-271. , Feb | |
oaire.resourceType | http://purl.org/coar/resource_type/c_6501 | |
oaire.version | http://purl.org/coar/version/c_970fb48d4fbd8a85 |