Mostrar el registro sencillo del ítem

dc.creatorAcevedo Patiño, Óscar
dc.creatorKagaris D.
dc.date.accessioned2020-03-26T16:32:37Z
dc.date.available2020-03-26T16:32:37Z
dc.date.issued2017
dc.identifier.citationLATS 2017 - 18th IEEE Latin-American Test Symposium
dc.identifier.isbn9781538604151
dc.identifier.urihttps://hdl.handle.net/20.500.12585/8936
dc.description.abstractIn built-in two-dimensional deterministic test pattern generation, a Linear Feedback Shift Register (LFSR) extended by phase shifters (PS) is commonly used for generating the test patterns. The specific LFSR/PS structure is currently chosen a-priori without regard to the actual test set. In this paper, we present a method to design the LFSR/PS structure based on the particular test set that we are given. Comparative experimental results show that the methodology can attain 100% coverage which cannot be achieved with current approaches. © 2017 IEEE.eng
dc.description.sponsorshipIEEE Colombia Chapter
dc.format.mediumRecurso electrónico
dc.format.mimetypeapplication/pdf
dc.language.isoeng
dc.publisherInstitute of Electrical and Electronics Engineers Inc.
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/4.0/
dc.sourcehttps://www.scopus.com/inward/record.uri?eid=2-s2.0-85020214634&doi=10.1109%2fLATW.2017.7906758&partnerID=40&md5=786fd8d8ebbd541ded723bc37ccb1a54
dc.sourceScopus2-s2.0-85020214634
dc.titleLFSR characteristic polynomial and phase shifter computation for two-dimensional test set generation
dcterms.bibliographicCitationAbramovici, M., Breuer, M.A., Friedman, A.D., (1990) Digital Systems Testing and Testable Design, , Computer Science Press
dcterms.bibliographicCitationBardell, P., McAnney, W., Savir, J., (1987) Built-in Test for VLSI: Pseudorandom Techniques, , Wiley-Interscience
dcterms.bibliographicCitationRajski, J., Tamarapalli, N., Tyszer, J., Automated synthesis of phase shifters for built-in self-test applications (2000) IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19 (10), pp. 1175-1188. , Oct
dcterms.bibliographicCitationKagaris, D., A unified method for phase shifter computation (2005) ACM Transactions on Design Automation of Electronic Systems, 10 (1), pp. 157-167
dcterms.bibliographicCitationKonemann, B., LFSR-coded test patterns for scan designs (1991) Proceedings European Test Conference, pp. 237-242
dcterms.bibliographicCitationRajski, J., Tyszer, J., Kassab, M., Mukherjee, N., Embedded deterministic test (2004) IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23 (5), pp. 776-792
dcterms.bibliographicCitationHellebrand, S., Tarnick, S., Rajski, J., Courtois, B., Generation of vector patterns through reseeding of multiple-polynomial linear feedback shift register (1992) Proceedings of International Test Conference, pp. 120-129
dcterms.bibliographicCitationMrugalski, G., Tyszer, J., Rajski, J., Linear independence as evaluation criterion for two-dimensional test pattern generators (2000) Proceedings 18th IEEE VLSI Test Symposium, pp. 377-386
dcterms.bibliographicCitationChen, C.L., Linear dependencies in linear feedback shift registers (1986) IEEE Transactions on Computers, C-35 (12), pp. 1086-1088. , Dec
dcterms.bibliographicCitationBardell, P.H., Calculating the effects of linear dependencies in m-sequences used as test stimuli (1992) IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 11 (1), pp. 83-86. , Jan
dcterms.bibliographicCitationBanerjee, S., Chowdhury, D.R., Bhattacharya, B.B., An efficient scan tree design for compact test pattern set (2006) 19th International Conference on VLSI Design, pp. 3-7. , Jan
dcterms.bibliographicCitationRajski, J., Tyszer, J., Primitive polynomials over GF(2) of degree up to 660 with uniformly distributed coefficients (2003) Journal of Electronic Testing, 19 (6), pp. 645-657
dcterms.bibliographicCitationAcevedo, O., Kagaris, D., Using the berlekamp-massey algorithm to obtain LFSR characteristic polynomials for TPG (2012) 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 233-238
dcterms.bibliographicCitationAcevedo, O., Kagaris, D., On the computation of LFSR characteristic polynomials for built-in deterministic test pattern generation (2016) IEEE Transactions on Computers, 65 (2), pp. 664-669
datacite.rightshttp://purl.org/coar/access_right/c_16ec
oaire.resourceTypehttp://purl.org/coar/resource_type/c_c94f
oaire.versionhttp://purl.org/coar/version/c_970fb48d4fbd8a85
dc.source.event18th IEEE Latin-American Test Symposium, LATS 2017
dc.type.driverinfo:eu-repo/semantics/conferenceObject
dc.type.hasversioninfo:eu-repo/semantics/publishedVersion
dc.identifier.doi10.1109/LATW.2017.7906758
dc.subject.keywordsPhase shifters
dc.subject.keywordsCharacteristic polynomials
dc.subject.keywordsDeterministic test pattern
dc.subject.keywordsLinear feedback shift registers
dc.subject.keywordsStructure-based
dc.subject.keywordsTest Pattern
dc.subject.keywordsTest sets
dc.subject.keywordsTwo-dimensional tests
dc.subject.keywordsShift registers
dc.rights.accessrightsinfo:eu-repo/semantics/restrictedAccess
dc.rights.ccAtribución-NoComercial 4.0 Internacional
dc.identifier.instnameUniversidad Tecnológica de Bolívar
dc.identifier.reponameRepositorio UTB
dc.relation.conferencedate13 March 2017 through 15 March 2017
dc.type.spaConferencia
dc.identifier.orcid57197327858
dc.identifier.orcid7004389110


Ficheros en el ítem

FicherosTamañoFormatoVer

No hay ficheros asociados a este ítem.

Este ítem aparece en la(s) siguiente(s) colección(ones)

Mostrar el registro sencillo del ítem

http://creativecommons.org/licenses/by-nc-nd/4.0/
http://creativecommons.org/licenses/by-nc-nd/4.0/

Universidad Tecnológica de Bolívar - 2017 Institución de Educación Superior sujeta a inspección y vigilancia por el Ministerio de Educación Nacional. Resolución No 961 del 26 de octubre de 1970 a través de la cual la Gobernación de Bolívar otorga la Personería Jurídica a la Universidad Tecnológica de Bolívar.